

Compal Confidential

Model Name : V5WE2/T2/C2 (EA/EG/BA50\_HW)

File Name : LA-9531P

Compal Confidential

EA50\_HW M/B Schematics Document

Intel Shark Bay ULT (Hasswell + Lynx Point-LP)


AMD MARS / SUN

2013-04-11

REV: 1.0

Part Number	Description
DAZ0VR00100 V5WE2_PCB	PCB V5WE2 LA-9531P LS-9531P/9532P

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title Cover Page	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number V5WE2 M/B LA-9531P Schematic	Rev 1.0
Date: Thursday, April 11, 2013				Sheet 1 of 52	



Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
BATT+	Battery power supply (12.6V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+VGA_CORE	Core voltage for GPU	ON	OFF	OFF
+0.675VS	+0.675VS power rail for DDR3L terminator	ON	OFF	OFF
+1.05VS_VTT	+1.05V power rail for CPU	ON	OFF	OFF
+0.95VSDGPU	+0.95VSDGPU switched power rail for GPU	ON	OFF	OFF
+1.35V	+1.35V power rail for DDR3L	ON	ON	OFF
+1.5VS	+1.5V power rail for CPU	ON	OFF	OFF
+1.5VSDGPU	+1.5VSDGPU power rail for GPU	ON	OFF	OFF
+1.8VSDGPU	+1.8VSDGPU power rail for GPU	ON	OFF	OFF
+3VALW	+3VALW always on power rail	ON	ON	ON*
+3VLP	B+ to +3VLP power rail for suspend power	ON	ON	ON
+3VS	+3VALW to +3VS power rail	ON	OFF	OFF
+3VSDGPU	+3VS to +3VSDGPU power rail for GPU	ON	OFF	OFF
+5VALW	+5VALWP to +5VALW power rail	ON	ON	ON*
+5VS	+3VALW to +5VS power rail	ON	OFF	OFF
+RTCVCC	RTC power	ON	ON	ON
Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.				

EC SM Bus1 address

Device	Address	Device	Address
Smart Battery	0001 011X	On Board Thermal Sensor	0100 110x
		VGA Internal Thermal Sensor	0100 000x
		G Sensor	0011 000x

EC SM Bus2 address

PCH SM Bus address

Device	Address
ChannelA DIMM0	1001 000x JDIMM1
ChannelB DIMM1	1001 010x JDIMM2

STATE \ SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1(Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3(Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4(Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5(Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	VAD_BID min	VAD_BID typ	VAD_BID max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	0.4
4	0.5
5	1.0
6	
7	

USB Port Table





USB 2.0	Port	3 External USB Port
EHCI1	0	USB Port(Left 3.0)
	1	USB Port(Right 2.0)
	2	USB Port(Right 2.0)
	3	
	4	Mini Card (WLAN+BT)
	5	
	6	
	7	Camera

USB 3.0	Port	
XHCI	0	USB Port(Left 3.0)
	1	
	2	
	3	


BTO Option Table





BTO Item	BOM Structure
Unpop	@
Connector	CONN@
EC 932	940@
EC 9012	9012@
UMA Component	UMA@
AMD GPU	VGA@
1 SPI ROM	1ROM@
2 SPI ROM	2ROM@
Assembly Level	45@
Cable for Power	45PWR@
KB Backlight	BL@
Debug Only	DEG@
EMC Component	EMC@
Reservec for EMC	XEMC@
eDP to LVDS	TL@
TPM Module	TPM@
G-Sensor	GSEN@
V5WE2/T2/C2	EA50@
Reserved	BA51@
Touch Screen	TS@
For IOAC	IOAC@
For EDP panel	EDP@
Mars component	MARS@
SUN component	SUN@
VRAM x 8pcs	128@
VRAM Selection	X76@
Micron 4G x 8	X7601@
Hynix 2G x 4	X7603@
Hynix 2G x 8	X7604@

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Notes List	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>V5WE2 M/B LA-9531P Schematic</b>	Rev 1.0
				Date: Thursday, April 11, 2013	Sheet 3 of 52
















Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title	HSW MCP(1/11) DDI,MSIC,XDP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	V5WE2 M/B LA-9531P Schematic
Date:	Monday, April 08, 2013	Sheet	4 of 52	Rev	1.0

















Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2012/07/10		Deciphered Date	
2013/07/10		Title		HSW MCP(3/11) RTC,SATA,XDP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		V5WE2 M/B LA-9531P Schematic	
Date:		Thursday, April 18, 2013		Sheet 6 of 62	



Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>HSW MCP(4/11) CLK,SPI,SMBUS</b>	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D TO ANY OTHER DIVISION OR EXTERNAL PARTY AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THE SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Customer	Document Number <b>V5WE2 M/B LA-9531P Schematic</b>
				Date:	Tuesday, March 26, 2013 Sheet 7 of 52



Note: Deep Sx need use EC GPIO for ACPRESENT function




DDPB\_CTRLDATA: Port B Detected  
DDPC\_CTRLDATA: Port C Detected


\* 1: Port B or C is detected  
0: Port B or C is not detected  
(Have internal PD)

Project ID	Project_ID1 GPIO54	Project_ID0 GPIO53
*V5WE2/T2	0	0
Reserved	0	1
Reserved	1	0
Reserved	1	1

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2012/07/10				Title			
Deciphered Date				2013/07/10				HWS MCP(5/11) PM,GPIO,DDI			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number				V5WE2 M/B LA-9531P Schematic			
Date:				Tuesday, March 26, 2013				Sheet 8 of 52			












Security Classification	Compal Secret Data			<b>Compal Electronics, Inc.</b> <b>HSW MCP(8/11) Power</b>		
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	<b>V5WE2 M/B LA-9531P Schematic</b>	1.0
				Date:	Tuesday, March 26, 2013	Sheet 11 of 52






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2012/07/10		Deciphered Date	
2012/07/10		2013/07/10		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		Rev	
Date:		Tuesday, March 26, 2013		Sheet 13 of 62	





Physical Debug Enable (DFX Privacy)	
CFG3	1: DISABLED 0: ENABLED; SET DFX ENABLED BIT IN DEBUG INTERFACE MSR



Display Port Presence Strap	
CFG4	<p>1 : Disabled; No Physical Display Port attached to Embedded Display Port</p> <p>0 : Enabled; An external Display Port device is connected to the Embedded Display Port</p>


Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title	HSW MCP(11/11) RSVD	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	V5WE2 M/B LA-9531P Schematic	1.0
				Date:	Tuesday, March 26, 2013	Sheet










GFX PCIE LANE REVERSAL








VREFG: Use a voltage divider to set  
VREFG = 1.80 V / 3 (or 0.60-V nominal).



Crystals must have a max ESR of 80 ohm



### Mars MLPS configuration

Bits[5:1]	PU(1%)	PD(1%)	Cap
xx000	NC	4.75k	
xx001	8.45k	2.00k	
xx010	4.53k	2.00k	
xx011	6.98k	4.99k	
xx100	4.53k	4.99k	
xx101	3.24k	5.62k	
xx110	3.40k	10.0k	
xx111	4.75k	NC	
00xxx			680nF
01xxx			82nF
10xxx			10nF
11xxx			NC

PS0[1]=1 : same as GPIO 11 Since the frame buffer size is 512 MB  
PS0[2]=0 : same as GPIO 12 the aperture size is set to 256 MB.  
PS0[3]=0 : same as GPIO 13  
PS0[4]=1 : Reserved for internal use only. Must be 1  
PS0[5]=1 : AUD\_PORT\_CONN\_PINSTRAP[0]

100 - 512Kbit M25P05A (ST)  
101 - 1Mbit M25P10A (ST)  
101 - 2Mbit M25P20 (ST)  
101 - 4Mbit M25P40 (ST)  
101 - 8Mbit M25P80 (ST)  
100 - 512Kbit Pm25LV512 (Chingis)  
101 - 1Mbit Pm25LV010 (Chingis)


PS\_1[1] = 0 : PCIeR GEN3 is not supported.  
PS\_1[2] = 0 : Reserved for internal use only  
PS\_1[3] = 0 : Reserved for internal use only  
PS\_1[4] = 1 : TX\_PWRS\_ENB: Full Tx output swing.  
PS\_1[5] = 1 : TX\_DEEMPH\_EN: Tx deemphasis enabled.

PS\_2[1] = 0 : Reserved.  
PS\_2[2] = 0 : Reserved.  
PS\_2[3] = 0 : BIOS\_ROM\_EN: Disable the external BIOS ROM device.  
PS\_2[4] = 0 : VGA\_DIS = 0=VGA controller capacity enabled.  
PS\_2[5] = 1 : Reserved.


PS\_3[1] = x :  
PS\_3[2] = x : VRAM ID  
PS\_3[3] = x :  
PS\_3[4] = 1 : AUD\_PORT\_CONN\_PINSTRAP[1]  
PS\_3[5] = 1 : AUD\_PORT\_CONN\_PINSTRAP[2]

===== VRAM ID for Mars =====


001 Micron MT41K256M16A-107G:E x 8  
010 Hynix H5TQ2G63DFR-11C x 4  
011 Hynix H5TQ2G63DFR-11C x 8















Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i> <b>MARS-Pro_PWR/GND</b>		
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>V5WE2 M/B LA-9531P Schematic</b>	Rev <b>1.0</b>	
				Date Tuesday, March 26, 2013	Sheet 21 of 52	












MODE_CFG0(PIN30)		
	0	1
MODE_CFG1(PIN31)	0 X	EP MODE
	1 ROM ONLY MODE*	EEPROM MODE




Security Classification		Compal Secret Data							
Issued Date		2011/07/08		Deciphered Date		2015/07/08		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						LVDS Translator - RTD2132R			
						Document Number		Rev	
						V5WE2 M/B LA-9532P Schematic			
						Date:		Tuesday, March 26, 2013	
						Sheet		24 of 52	





# LCD POWER CIRCUIT





# LCD/ LED PANEL Conn.



# eDP



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				V5WE2 M/B LA-9531P Schematic	1.0
Date: Tuesday, March 26, 2013				Sheet	25 of 52




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title	HDMI Conn
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.0
Document Number <b>V5WE2 M/B LA-9531P Schematic</b>				Date:	Tuesday, March 26, 2013
Sheet 26 of 52					





W=40mils

CRB1.0 use 47ohm@100Mhz Bead



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				CRT Connector	
Date: Tuesday, March 26, 2013		Sheet 28 of 52		Rev 1.0	






CARD READER\_2in1 SP07000TF00

Place close to TCT pin



BOTH HAND: S X'FORM\_ GST5009-E LF LAN, SP050006B10  
TIMAG: S X'FORM\_ IH-160 LAN, SP050006F00  
MHPC: S X'FORM\_ NS892403 LAN, SP050008500

## Card Reader Connector





For EMI change to 22 ohm Bead

SM01000LU00 300ma 22ohm@100mhz DCR 0.3





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LAN Magnetic & RJ45	
Date:		Tuesday, March 26, 2013		Sheet 30 of 52	

# For Wireless LAN



## Mini Card Power Rating




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2012/07/10		Deciphered Date	
2013/07/10		Title		MINI CARD (WLAN)	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		Rev	
Date:		Tuesday, March 26, 2013		Sheet 31 of 52	
V5WE2 M/B LA-9531P Schematic		1.0			


## CL 4.0 mm




## JHDD1




## JDB1



**Kill SW**










JODD1






Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title	HDD/ODD/Debug Board	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	V5WE2 M/B LA-9531P Schematic	1.0
				Date:	Tuesday, March 26, 2013	Sheet 32 of 52






Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2012/07/10	Deciphered Date	2013/07/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					USB3.0 Conn/USB_B/PWR_B	
					Size	
					Document Number	
					V5WE2 M/B LA-9531P Schematic	
					Rev 1.0	
Date:					Tuesday, March 26, 2013	
					Sheet 33 of 52	








### ON/OFF BTN




### To TP/B Conn.




### HDD LED



### LED



### TPM Board







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Document Number		Rev	
Date:		Tuesday, March 26, 2013		Sheet 35 of 52	

**KB & TP & TPM Connector & LED**

**V5WE2 M/B LA-9531P Schematic**





# FAN1 Conn








LIS3DH  
SA0 ->0, Address is 0011 000 (0x30h)  
SA0 ->1, Address is 0011 001 (0x32h)





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title	FAN & Screw Hole & G-Sensor
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	V5WE2 M/B LA-9531P Schematic
				Date:	Tuesday, March 26, 2013
				Sheet	37 of 52
				Rev	1.0

### +5VALW TO +5VS





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title	DCIN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	V5WE2 M/B LA-9531P Schematic
				Date:	Tuesday, March 26, 2013
				Sheet	39 of 52



For KB9012 OTP	
92	1.2V, Active
56	2.255V, Recovery


For KB9012 sense 20mΩ	Active	Recovery
65W	84W, 1.2V	56W, 1.2V
90W	117W, 1.2V	77W, 1.2V
120W		

PH201 under CPU bottom side :  
CPU thermal protection at 92 degree C ( shutdown )  
Recovery at 56 degree C




For 65W adapter==>action 84W , Recovery 56W  
For 90W adapter==>action 117W , Recovery 77W

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	V5WE2 M/B LA-9531P Schematic
				Date:	Tuesday, March 26, 2013
				Sheet	40 of 52





THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



Security Classification		Compal Secret Data		Title	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Document Number	Rev
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				V5WE2 M/B LA-9532P Schematic	0.1
Date: Tuesday, March 26, 2013				Sheet	42 of 52

2012/9/6

+0.675



Note: S3 - sleep ; S5 - power off

**Compal Electronics, Inc.**

1.35VP/0.675VSP/0.95VSDGPUP


Document Number: **VIEWFORM/PLA-0501B-01** Rev: **0.1**

Customer:	V5WE2 M/B LA-9531P Schematic			V.1
Date:	Tuesday, March 26, 2013	Sheet	42 of 52	

Note: Use VCCSA\_SEL to switch High & Low Level for VTD[1]


Resistance (KΩ)	Frequency (KHz)
470	290
200	340
100	380
39	430

$V_{FB} = 0.704V$   
 $V_o = V_{FB} * (1 + 11.5K/10K) = 1.5V$   
 $Freq = 290KHz (typ)$   
 $C_{esr} = 15m\ ohm$   
 $I_{peak} = 4.7A$     $I_{max} = 3.29A$     $I_{ocp} = 5.64A$   
 $I_{ocp} = 5.72A \sim 6.43A$




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size
				Document Number
				Custom
				Rev
				0.1
				Date
				Tuesday, March 26, 2013
				Sheet
				44
				of
				52

+1.05VSP Ipeak=5.36A ; Imax=3.752A ; 1.2Ipeak=6.432  
Delta I=0.xxxxA=>1/2Delta I=0.xxxxA, F= 800K Hz (typ)




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title	+1.05VSP/+1.8VSDGPU/+1.8VS_6511
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	V5WE2 M/B LA-9531P Schematic
				Date:	Tuesday, March 26, 2013
				Sheet	45 of 52
				Rev	0.1



VIN	12V-20V
MAX current	32A
Thermal current	10A
Dynamic current	27A
Over current level	45A
Switching frequency	600KHz
Boot voltage	1.7V
DC Load- line	2m Ohm


VGA Chipset	Default Voltage	VID6	VID5	VID4	VID3	VID2	VID1	VID0
AMD MARS XT	0.9V	0	1	1	0	0	0	0



Security Classification	Compal Secret Data	Compal Electronics, Inc.
Issued Date	2012/07/10	Deciphered Date
2013/07/10		
This SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		
Size	Document Number	Rev
C	V5WE2 M/B LA-9531P Schematic	0.1
Date	Tuesday, March 26, 2013	ISheet 47 of 52


PWR Rule  
CPU DCLL=1.5m ohm dedign 330uF/9m \*0, 22uF \*30

22u \*25, @\*7




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				V5WE2 M/B LA-9531P Schematic	0.1
Date		Tuesday, March 26, 2013		Sheet	48 of 52





AMD MARS  
GPU\_CORE  
560uF\*2+330uF\*1  
10uF\*8+2.2uF\*16



AMD MARS  
meet ripple  
22uF\*5+10uF\*11

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2012/07/10	Deciphered Date	2013/07/10	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					VGA_CORE CAP
Date:		Tuesday, March 26, 2013		Sheet	49 of 52
Size		Document Number		Rev	
Custom		V5WE2 M/B LA-9531P Schematic		0.1	

Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	Tune VGA sequence	Tune VGA sequence		VGA	PR801 change to 20K Add PC805, PR814 Delete PR615, PC619, PR511, PC513, PR530, PR531, PC530	11/06	DVT
2	Module Design	Module Design change 3/5V solution		3/5V		11/13	DVT
3		Change RTC type to non-charge		39	Un-pop PR112, PR113	11/13	DVT
4		Check no need keep with HW		39	Delete PR112, PR113, PBJ101	11/20	DVT
5	EMI request			EMI	Add PR518, PC522, PR714, PC714, PR829, PC828, PR806, PC807, PC749 Change PR701 to 2.2	11/20	DVT
6	EMI request	EMI confirm remove		EMI	Delete PL102, PC103, PC101, PL202, PC201 and PL703	11/26	DVT
7	Costdown			42	Change PL402, PL403 from 5x5x3 to 7x7x3	12/13	DVT2
8		SY8208B/C update		42	Add PR411, PR413	12/22	DVT2
9	+1.05V ripple close upper and mean too low	Adjust output voltage and add Cff		45	Add PC609 into 4700P Change PR608 from 133K to 127K	12/22	DVT2
10	VGA_CORE can't disable	Modify VR_ON to VGA_ON_R net		47	Change PR801 from 20K to 0 Reserve PC805	01/04	DVT2
11		Improve CPU transient character		46	Change PR709 from 150K to 390K, PR732 from 10 to 22, PC745 from 1U to 2.2U, PC711 from 0.082U to 0.1U	01/09	DVT2
12		Improve CPU transient character		48	Unpop PC902	01/09	DVT2
13		Tune sequence		42	Change PC428 from 4700p to 10n, PC427 from 0.047u to 6.8n	02/04	PVT
14		0 ohm reduce			Change PR801, PR507, PR513, PR523 to R-pad	02/22	PVT
15		To meet MARS/AMD ripple SPEC		49	Add PC1028~PC1043	02/22	PVT
16		Provide 3/5V PG signal to EC		42	Add PR416	02/22	PVT
17	EMI request	Modify H-Gate resistor		47	Change PR847, PR848 from 0 to 2.2	02/25	PVT
18	ESD request			39	Add PC101 into 0.1uF	02/26	PVT
19	ESD request			43	Add PC521, PR503, PC507	02/26	PVT
20		Use HW to control VCIN1 function		40	Add PR204	03/05	PVT
21	ME issue	Shrink component to reduce Z height			Change PC303, PC304, PC315, PC318, PC517, PC819, PC820 from 0805 to 0603	03/26	PVT2

Recovery at PVT phase

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2012/07/10	Deciphered Date	2013/07/10	Title	PIR (PWR)
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	V5WE2 M/B LA-9531P Schematic
				Date:	Tuesday, March 26, 2013
				Sheet	50 of 52

A --> B1 Change List

1203A-----  
1.Page11, R169 change to @  
2.Page36, Mound R417 (Cancel AMIC@)  
3.Page18, R898, R899, R409, D22 change BOM Structure to VGA@  
4.Page34, R485, R483 change to 9012@  
R479, R478 change to 940@  
5.Page35, C663, SW4, SW5 change to 9012@  
6.Page19, Delete R1035, X7601/X7603/X7604  
7.Page17, R1006 change to VGA@  
8.Page09, R306 add BOM structure UMA@  
9.Page06, C153, C154 change to 15P 0402  
10. Page18, C848, C849 change to 12P 0402  
11.Page07, C2, C3 change to 10P 0402  
1129A-----  
1.Page32, JODD1.11 Reserve a TestPoint for DFT  
2.Page29, Pop C779, C783  
3.Page17, Update U51 BOM Structure for BOM Select  
4.Page04, Add QDJC@ BOM Structure for U1  
1128A-----  
1.Page18, Add D22 to prevent GPU ACIN leakage  
2.Broadcom recommend modify (Add Component Function Field is 45.1)  
Page29, Add C803 0.1uF to U48.20 (VDDO\_CR),  
Page29, Add L74 (BLM31PG601SN1) between Q6.1 and +3V\_LAN  
Add C820 (1uF) to Q6.1  
Page30, Add L75 (BLM31PG601SN1) between Q9.1 and  
+XDPWR\_SDPWR MSPWR  
Add C820 (1uF) to Q9.1  
3.Page18, Change L69 to R\_Short  
4.Page20, Change L72 to BLM18AG121SN1D (the same to L71)  
5.SW confirmed function  
Page08, unpop R245,d21 (ACPRESENT tp PCH no need)  
Page36, unpop R529 (EC\_BEEP no need)  
6.Default EC\_SCI# to GPIO34  
Page06, Pop R937  
Page09, Unpop R66  
7.Reserve DGPU\_HOLD\_RST# direct to PLTRST\_VGA# path  
Page08, Add R405 0ohm connect DGPU\_HOLD\_RST# and PLTRST\_VGA#  
8.Page35, Chagne R702 to 680ohm (ME confirM)  
9.Page35, Delete SW1 (debug) for Layout convenience  
10.Page24,Change L6 to (4.7uH,SH00000GS00) same as Q5WV8  
11.Page29,Change RP22 to R768,R769,R770.R771 for SD 3.0 EMI  
1127A-----  
1.Page24, Change U50.11 connect from L6.2 to L6.1  
2.Page34, Change R502 from R\_short to 940@ 0ohm  
3.Page36, Change R237,R238 to 60 Ohm(Codec vendor recommend)  
4.Page09, Add R67 for EC\_SCI# -> GPIO 10 option  
1126A-----  
1.Page36, Delete D26 (ESD Confirm)  
2.EMI part Schematics modify(EMI confirm123)  
Page26, Change R368, R369, R370, R371, R372, R373, R374, R375 to 0403  
R\_short  
Page28, Change R175, R180 to 0603 R\_short  
Page36, Change L36, L38, L51, R527, R528, R532, R533 to 0603 R\_short  
Page32, Delete C408, C398  
Page33, Delete R453, R455, R456, R457  
3.Page38, Change 3/5 VS circuit BOM Structer to 35V@  
4.Page32, Modify JHDD1 to LTCX004LGA0 (S H-CONN CCM  
C127043HR022M27FZR 22P H3.05 HDD)  
Modifiy JODD1 to LTCX004HZ00 (S H-CONN SANTA 20190X-X 13P  
H3.6 ODD)

1123A-----  
1.Delete +3VALW to +3VALW\_PCH MOS Circuit:  
Page12, Delete C589, C414, R77, Q10, C590, C591  
Page34, Delete U28.16 PCH\_PWR\_EN# off page  
2.Page12, Unpop R210 ,Pop L3 and C22 for +1.05VS\_VTT high ripple  
3.Unpop and Component reduce-----  
Page16, Delete C824, C828, C831, C836, C839 for unpop reduce.  
Page20, Delete C870, C871, C923, C922, C921, C920 for unpop reduce.  
Page27, Change R399, L30, L47 TO R\_Short  
Delete C456, C637, C474, C497, C580, C581  
Pop R80 and unpop R396, Q25, C411, R584, Q52  
Page28, Delete C606, C646, C607  
Change R239 to R\_short  
Page29, Delete C775, C776, C778, C781, C782  
Page31, Delete C461, C462  
Change R423 to R\_short  
Page32, Delete C161  
Change R308 to R\_short  
Page34, Change R495 to R\_short  
Page36, Chagne L55, L54, L52 to R\_short  
4.Page24, SWAP RP41.1, RP41.2  
5.Page27, Change R123, R127 Pull high to +HDMI\_5V\_OUT  
1122A-----  
1. Page22, Add X7603@ for VRAM 2Gb\*4 HYN 128M16  
Add X7604@ for VRAM 2Gb\*8 HYN 128M16  
1121A-----  
1. Page06, Add R937 for EC\_SCI# Path to GPIO34  
2. Page09, RP28.5 connect to GPIO34  
1120A-----  
1. Page06, Delete chargeable RTC circuit  
Change ODD to SATA port1  
Page32, Modify ODD SATA netname to SATA port 1 .  
2. Page29, +1.2V LAN\_OUT add 680P for EMI  
3. Page37, Modify H21 from 2P5 to 3P0  
4. Page38, Add 2 jump for power cousumption measure  
J36(+3VS), J37(+5VS)  
5. Delete XDP port and related circuit  
Page04, Delete C63, C64, C96, C97, C98, R20, R21, R22, R23, R27-R31  
Delete R3, R86, R87, R88, R89, R90, R91, R4, C92, C93  
Delete R5, R14, R15, R16, R7, R19, R25, C35, JXDP1  
Page07, Delete R66, R67  
6. ESD DVT Modify:  
Page08, Delete C39  
Page24, Delete D6  
Page28, Delete D7, D18  
Page30, Delete D38  
Page33, Delete D16  
Page35, Delete D25, D30, D34  
Page36, Delete D26, R544, C572  
Page37, Delete ESD TP JUMPS:  
J10, J20, J17, J21, J16, J19, J18  
J22, J24, J28, J25, J29, J23, J27  
J26, J30, J31, J33, J32, J34, J35  
C786 change to EMC@  
Page04, Add C96 to DIMM DRAMRST#  
Page33, C487 change to EMC@ and 0.1uF  
Delete D4  
Page26, C378 change to EMC@  
C387 change to EMC@  
1119A-----  
1. Page06, Add a nochargeable RTC battery.  
2. Page15, Add R191 for DDR\_VTT\_PG\_CTRL pull high +5VS option.  
3. Add page24, Reserve eDP To LVDS translator (RTD2132R)  
Add bom structure TL@(translate) and EDP@ (eDP mode)  
4. Page25, Add R947 for ENVDD option.  
Add connect TL\_INVTT\_PW to INVTPWM  
Add connect RTD2132R\_TL\_HPD to EDP\_HPD  
Modify JLVDS1 pin net name fo Co-Lay eDP & LVDS

1107A-----  
1. Page04, Move R25 to JXDP1.60  
Update U1 option component for CPU  
2. Page6,8, Change EC\_SMI from GPIO77 to GPIO34  
Delete R445  
3. Page07, Change Y2 to X3G024000DC1H (SJ10000CS00)  
4. Page08, U17, U43, R310 change to @  
Mount R65  
R310.1 change to +3VS  
5. Change all 932@ to 940@  
R161, D29, R564, U6, R569, C522, C523, C552, D36, Q39, R522, R586, R589, R607,  
R610, R624, R693, U41, U44, C516, C518, D28, R146, R158, R159, R160, R496, R499,  
R504, R507, R508, R511, R601, U28, U29  
6. Page11, R169 change to XDP@  
7. Page12, add C414 and change PCH\_PWR\_EN to PCH\_PWR\_EN#  
delete Q33, R561, R563  
8. Page16, delete R58, R298, R300, C163, R299, R302  
9. Page17, Add option component (U51) for SUN\_XT  
10. Page19, Add R900, R901 with BOM structure @  
11. Page24, delete R405, U20, R362, R401, C164  
Change U8 to G5243AT11U (SA0000028Y10)  
12. Page25, delete R367, D7, F1, D8, D19  
13. Page26, change L47, L48 to BLM18AG121SN1D (SM010030010)  
14. Page27, Delete D31, F2, C450  
15. Page28, Delete R781, D23, R782, R785, U49, C803  
16. Page29, Delete R792  
change T1 to GST5009-E (SP050006B10)  
delete R414, C166  
R438, Q20 change to @  
Change U9 to G5243AT11U (SA0000028Y10) with BOM@  
18. Page31, delete R595, R587, Q34, R597, R596, R562  
19. Page32, Change U25 to SY6288D10CAC\_MSOP8 (SA00004KB10)  
Change JUSB1 to OCTEK USB-09EAB (DC233008020)  
Delete R472, R469, R460, R462, C635, U46, R459, R463, R464  
Mount R503  
Change R506 to 8.2K  
Change R509 to R\_Short with BOM @  
Delete R491, R493, D20  
21. Page34, add R535 (100K\_0402)  
Mount R632  
21. Page35, L51 change to BLM18AG121SN1D (SM010030010)  
Change JM1C1 to ACES\_88266-02001 (SP020008Y00)  
Delete R143, R668, R162, R181, C719, R671  
23. Page37, delete R424, C169  
Change U12 to G5243AT11U (SA0000028Y10)  
24. Page43, SW1 change BOM Structure to @  
1015A-----  
1. Modify BOM Structure/Function Field for EMC@ (45.1)  
Page06, RP14  
Page07, RP19, R390  
Page24, L11  
Page25, R368, R369, R370, R371, R372, R373, R374, R375  
Page27, L42, L45, L46, R175, R180  
Page28, R774  
Page29, R897, C814, D39  
Page32, L24, L25, R458, R461  
Page35, R527, R528, R532, R533, L36, L38, D1, C62  
2. Modify BOM Structure/Function Field for XEMC@ (45.1)  
Page04, C63, C64, C96, C97, C98, C94, C95, C60, C92, C93, C35  
Page07, R104, C152, R402, C453  
Page08, C39  
Page24, C528, C549, C364, C365, D6  
Page25, D2, L13, L14, L15, L16  
Page28, C792, C786  
Page29, R26, C26, C806, C807, C808, C809, JP1, JP2, D38  
Page31, C408, C398  
Page32, D15, D16, D4, C487, R453, R455, R456, R457, L26  
Page33, R477, C501, R513, C520, C506, C507, C511  
Page34, C551, C553, D25, D30, D34  
Page35, R548, C573, R671, C719, C556, C550, C444, C445, D27, D37, D26, R544, C572  
Page36, C630  
3. Modify Function Field to 45.1 only (BOM Structure is same as before)  
Page04, R27, R28, R29, R30, R31  
Page07, RP20  
Page33, R160  
Page35, R143, L51  
4. Display BOM structure and Value of U1 (CPU)  
5. Display BOM structure of R0402\_OOHH-NEW and R0603\_OOHH-NEW (R Short Pad show BOM Structure @)  
6. Page08, Update note of GPIO66

B1 --> B2 Change List

0114-----  
1. Page03, Add U1 with QDJA@  
2. Page30, R897 change to SM01000LU00  
3. Page24, L63,L73 change to SM01000EJ00  
4. Page25, L11 change to SM01000EJ00  
5. Page36, L33 change to SM01000EJ00  
6. Page31, U9, C165 with IOAC@  
0110-----  
1. Page32, Delete R312,R313,R314,R315  
Add C392,C393,C391,C394 with EA50@  
2. Page27, Add C35  
3. Page38, Delete Q45,R570,R571  
0108-----  
1. Page33, R458, R461 change to R0402\_0OHM-NEW  
Add JFP1  
2. Page26, Delete L13, L14, L15, L16  
3. Page29, Delete C792, C99  
4. Page31, Delete J4  
5. Page10,25 change Touch screen port from USB port 5 to port6.  
6. Page25,34 change net name of TS\_INT to TS\_EN  
7. Page10 add USB port 5 for Finger Print  
8. Page38, Add C19  
9. Page26, Add C396, C398  
10. Page36, Mount C554  
11. Page38, Mount C979  
12. Page35, Reserved SW6,SW7,SW8,SW9  
13. Page32, Add C534, C535, C536, C537 for JHDD2 with BA51@  
change C391,C392,C393,C394 to R312,R313,R314,R315  
Update Power schematics  
0107-----  
1. Page06, R937 change to R0402\_0OHM-NEW  
R75 change to R0603\_0OHM-NEW  
2. Page07, R108 change to 15\_0402\_5% with 1ROM@  
RP19 change to 15\_0804\_8P4R\_5% with 1ROM@  
Add R105, R106 with 1ROM@ for PCH\_SPI\_IO2\_1, PCH\_SPI\_IO3\_1  
Change R102, R103, R109, U7, C67, PR20 to 2ROM@  
3. Page08, R62, R65 change to 0402\_0OHM-NEW  
4. Page10, Change Touch Screen USB port frum Port3 to Port5.  
R155 change to R0603\_0OHM-NEW  
Change Q53 to @  
5. Page24, R947,R363,R949 change to R0402\_0OHM-NEW  
6. Page25, Add C376,C377,C388,C389 with TL@  
Add R414, R426  
Add R424, R425 with @  
7. Page27, R80 change to R0603\_0OHM-NEW  
L48 change to R0603\_0OHM-NEW  
8. Page29, C99 change to XEMC@  
R774 change to 56\_0402\_5%  
9. Page32, R49, R593 change to R0805\_0OHM-NEW  
9. Page34, R236 change to R0805\_0OHM-NEW  
10. Page38, R926 change to R0402\_0OHM-NEW  
0103-----  
1. Page35, R698,R701 change to 680 ohm  
R702 change to 499 ohm  
2. Page18, Un-mount C847  
3. Page38, Add U38, R77, C63  
Update Power Schematics  
1228-----  
1. Page25, Add USB20\_P3/N3 on JLVDS1.35/36  
Add R81  
2. Page35, Delete JTP1, R609, R610, C552, R693, R607, R608, D36  
3. Page34, change Q50 to L2N7002LT1G SOT23-3  
change R506 to 18K\_0402\_5%

B2 --> C Change List

0306-----  
1. Page27, Mount R410, R411  
Change R240, R241 with @  
Change R418 to 4.7K  
0304-----  
1. Page20, Mount C872, C873, C874, C889, C917, C918, C919  
2. Page25, change C371,C372, C369, C370 with EDP@  
3. Page33, Change L24, L25 to SM070001E00  
0301-----  
1. Page08, change R62,R65 to 0 ohm  
2. Page12, Add C408  
3. Page34, Add D25  
Reserved D26  
0227-----  
1. Page29, Del R766  
2. Page32, change JDB1 to E-T\_1001K-F50C-05R\_50P-S  
0226B-----  
Modify for ESD  
1. Page11, Mount C13,C14 (10U\_0603)  
1. Page12, Change C40 to 10U\_0603  
Mount C31 (1U\_0402)  
3. Page15, Mount C117 (10U\_0603)  
Add C161 10U\_0603  
4. Page33, Mount C483 with 0.1U  
Reserved D3 with XEMC@  
5. Page38, Add C39, C64,C92,C93 22U\_0805  
Update power schematics  
0226-----  
1. Page12, Del T99  
2. Page27, Mount R204,R241, R407,R408  
Change R412,R413 with @  
3. Page28, Add R312 with @  
4. Page34, Del R590 (Add offpage for H\_PROCHOT#\_EC)  
Del R505  
Update Power Schematics  
0221-----  
1. Page18, R898, R899 change to R0402\_0OHM-NEW  
2. Page25, Add TS@ for R81, R414, R426  
0219-----  
1. Page08,34,37 G\_SEN\_INT connecto to PCH\_GPIO80  
Change U2.4, U2.6 to D\_CK\_SCLK/D\_CK\_SDATA  
2. Page29, Reserved C815  
3. Page22, Add C1024, C1025, C1026, C1023, C1027, C1028, C1029, C1030 with 128@  
4. Page23, Add C1031, C1032, C1033, C1034, C1038, C1036, C1037, C1035 with VGA@  
5. Page38, Reserved R556, R574, Q55, R557, R575, Q41, R570, R571, Q45  
0218-----  
1. Page06, Update Y1 CIS Symbol  
Add D23, C151  
Change R446, D32, C168 to @  
2. Page18, Change C823, C827, U52, R798 with @  
2. Page29, Add R781, C792  
3. Page30, Add R782 and Mount C822  
2. Page34, Change R506 to 33K

C --> Pre-MP Change List

0411-----  
1. Change U51 PN to R3 (SA00006G610, SA000061J20)  
2. Page06, unmount R446, C168, D32  
Mount D23, C151  
0329-----  
1. Page04, Add SR16Q@ and SR170@ for U1  
2. Page06, Change C151, D23 with @  
Mount R446, D32, C168  
0326-----  
1. Page1, Change PCB PN to DA60000XL10  
2. Page29, Mount C815  
Update Power Schematics  
0321-----  
1. Page8, G\_SEN\_INT change from GPIO80 to GPIO52.  
2. Page34, Change R506 to 100K\_0402\_5%

Security Classification		Compal Secret Data			Compal Electronics, Inc.		
Issued Date		2012/07/10	Deciphered Date	2013/07/10	Title	PIR-HW1	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					Document Number	V5WE2 M/B LA-9531P Schematic	Rev 1.0
					Date:	Friday, April 26, 2013	Sheet 52 of 52